artikel:ipc:mac7116

Unterschiede

Hier werden die Unterschiede zwischen zwei Versionen angezeigt.

Link zu dieser Vergleichsansicht

Beide Seiten der vorigen Revision Vorhergehende Überarbeitung
Nächste ÜberarbeitungBeide Seiten der Revision
artikel:ipc:mac7116 [Mon. 01.04.2019 04:00] go4itartikel:ipc:mac7116 [Mon. 01.04.2019 04:11] go4it
Zeile 69: Zeile 69:
   * http://www.keil.com/dd/chip/4108.htm   * http://www.keil.com/dd/chip/4108.htm
   * https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-mcus/mac7xxx-automotive-controllers/32-bit-automotive-microcontrollers:MAC7116?tab=Documentation_Tab   * https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-mcus/mac7xxx-automotive-controllers/32-bit-automotive-microcontrollers:MAC7116?tab=Documentation_Tab
 +
 +==== External Interface Module (EIM) Configuration Registers ====
 +
 +Address range: 0xFC00 8000 – 0xFC00 BFFF
 +
 +==== CFM Flash Configuration Field ====
 +
 +^ Address Offset from PROGRAM FLASH BASE ^ Size ^ Function ^ Factory Default ^
 +| 0x0400 – 0x0407 | 8  | Backdoor Comparison Key  | 0xFFFF_FFFF_FFFF_FFFF |
 +| 0x0408 – 0x040B  | 4  | Program Flash Protection Bytes  | 0xFFFF_FFFF |
 +| 0x040C – 0x040F  | 4  | Program Flash SUPV Access Bytes  | 0xFFFF_FFFF |
 +| 0x0410 – 0x0413  | 4  | Program Flash DATA Access Bytes  | 0xFFFF_FFFF |
 +| 0x0414 – 0x0417  | 4  | Flash Security Word Section  | 0xFFFF_FFFF |
 +| 0x0418  | 1  | Data Flash Protection Byte Section  | 0xFF |
 +| 0x0419  | 1  | Data Flash SUPV Access Byte Section  | 0xFF |
 +| 0x041A  | 1  | Data Flash DATA Access Byte Section  | 0xFF |
  
 ==== CFM Registers and values ==== ==== CFM Registers and values ====
  
-=== CFMCLKD ===+Address Range: 0xFC0F 0000 – 0xFC0F 3FFF 
 + 
 +=== CFM Clock Divider Register (CFMCLKD===
  
-  * Memory Address:  
 ^  Register  ^  Address  ^  Size  ^ ^  Register  ^  Address  ^  Size  ^
-| CFMCLKD | 0xFC0F0002 | 8 Bits |+| CFMCLKD | 0xFC0F 0002 | 8 Bits |
  
 +The CFMCLKD register is used to control the period of the clock used for timed events in program anderase algorithms. All CFMCLKD register bits are readable while bits [6:0] are write once and bit 7 is notwritable.
 +
 +**The CFMCLKD register bits PRDIV8 and DIV must be set with appropriate values before programming or erasing the CFM Flash memory.**
  
-==== CFM-Command "Mass Erase Flash" (0x41) ====+=== CFM-Command "Mass Erase Flash" (0x41) ===
  
 {{:artikel:ipc:cfm_mass_erase_cmd.jpg?direct&400|}} {{:artikel:ipc:cfm_mass_erase_cmd.jpg?direct&400|}}
Zeile 311: Zeile 331:
 </code> </code>
  
- 
-=== CFM Clock Divider Register (CFMCLKD) === 
- 
-The CFMCLKD register is used to control the period of the clock used for timed events in program anderase algorithms. All CFMCLKD register bits are readable while bits [6:0] are write once and bit 7 is notwritable. 
- 
-**The CFMCLKD register bits PRDIV8 and DIV must be set with appropriate values before programming or erasing the CFM Flash memory.** 
  
  
  • artikel/ipc/mac7116.txt
  • Zuletzt geändert: Thu. 11.11.2021 07:32
  • von go4it