Unterschiede

Hier werden die Unterschiede zwischen zwei Versionen angezeigt.

--- artikel:ipc:mac7116 [Mon. 01.04.2019 13:29] – go4it
+++ artikel:ipc:mac7116 [Wed. 10.11.2021 19:35] – [MAC7116 MCU] go4it
@@ Zeile 1: / Zeile 1: @@
 ====== MAC7116 MCU ======
-===== Data =====
+{{:artikel:ipc:mac7116_on_pcb.jpg?direct&320|}} {{:artikel:ipc:mac7116_pinout.png?direct&400|}}
+===== Markings =====
-  * Bauteileschriftung: ''NXP MAC7116VAG50''
+  - ''MAC7116'' = Product
-  * Gehäuse: 144LQFP
+  - ''V'' = Temperature range -40°C to +105°C
-  * Core: ARM7TDMI-S:
+  - ''AG'' = LQFP-144 Package
-    * 32 Bit Big-Endian
+  - ''50'' = Core Speed 50 MHz
-    * ARMv4 Instruction-Set
+  - ''L38Y'' = Mask Set "Fully-qualified, production"
-    * 50 MHz
-    * 8kb unified cache
-    * Memory Management Unit (MMU)
-  * Quartz: 8 MHz
-  * Program Flash: 1 MByte
-  * Data Flash: 32 KByte
-  * SRAM: 48 KByte
-  * Datenblatt: [[https://www.nxp.com/part/MAC7116VAG50]]
-{{:artikel:ipc:mac7116_pinout.png?direct|}}
-==== Bootstrap ====
+===== Specifications =====
-=== Chip operation mode ===
+  * 1 MByte of Program Flash
+  * 32 KByte of Data Flash
+  * 48 KBytes of SRAM
+  * External Bus
+  * 1x ATD Module A (AD-Converter with 16 Channels and 8/10-bit resolution)
+  * 4x CAN Modules (A, B, C and D)
+  * 4x eSCI Modules (A, B, C and D)
+  * 2x DSPI Modules (A and B)
+  * I2C Module
+  * eMIOS Module, 16 channels, 16-bit
+  * Timer Module, 10 channels, 24-bit
+  * 112 GPIO Ports (Total)
-The chip operating mode is determined by the states of the MODA (Pin 71) and MODB (Pin 70) pins at reset and the security status of the program Flash.
+===== Operating =====
+==== Bootstrap ====
-{{:artikel:ipc:convers_vfl_mcu-area_explained.jpg?direct&400|}}
+As of the wirering of MODA and MODB pins, the chip is running in "Normal Single Chip Mode". This means:
-^ MODA ^ MODB ^ Program Flash secured ^ Chip mode ^ Description ^
+  - All debug features available (JTAG, for example)
-|  0  |  0  |  No  | Normal Single-Chip Mode | Boots from internal flash |
+  — The chips boots from program Flash
-|  0  |  1  |  No  | Normal Expanded Mode | Boots from external flash |
-|  1  |  0  |  No  | Normal Data Flash Boot Mode | Boots from data flash |
-|  0  |  0  |  Yes  | Secured Single-Chip Mode | Boots from internal flash |
-|  0  |  1  |  Yes  | Secured Expanded Mode | Boots from external flash |
-|  1  |  0  |  Yes  | Secured Data Flash Boot Mode | Boots from data flash |
-|  1  |  1  |  -  | -RESERVED - |
 === Memory Map ===
@@ Zeile 41: / Zeile 40: @@
 ^ Periphal ^ Base-Addr ^ End-Addr ^ Size ^
 | Program Flash | 0x0000 0000 | 0x000F FFFF | 0x10 0000 (1 mb) |
-| Data Flash | 0xFE00 0000 |  | (48 kb) |
+| Data Flash | 0xFE00 0000 |  | (32 kb) |
-| SRAM  | 0x4000 0000 | 0x4000 7FFF | 0x8000 (32 kb) |
+| SRAM  | 0x4000 0000 | 0x4000 7FFF | 0x8000 (48 kb) |
 progflash base 0xfc100000
@@ Zeile 482: / Zeile 481: @@
 ; mass erase does erase program and data flash.
 </code>